20UPGFC0142726 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 67f43381d04bade272d27ef9

This Revision: 67f43381d04bade272d27efa

Latest Revision: 67f43381d04bade272d27efa

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SerSelOut01
SerSelOut13
SerSelOut23
SerSelOut33
SldoTrimA7
SldoTrimD8

Parameter

ADCcalPar
  • 3.779
  • 0.181
  • 10000.0
Name0x22d86
ChipId15
InjCap7.746
NfDSLDO1.2607266368281198
NfASLDO1.2613837042224851
NfACB1.259755319810362
VcalPar
  • 11.387
  • 0.193
IrefTrim3
KSenseInA21090.01
KSenseInD21630.113
KSenseShuntA26111.44095238095
KSenseShuntD26780.139904761905
KShuntA1003.932
KShuntD1014.654

PixelConfig

Diff from previous revision None

ITKPIXV2
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SerSelOut01
SerSelOut13
SerSelOut23
SerSelOut33
SldoTrimA7
SldoTrimD8
Parameter
ADCcalPar
  • 3.779
  • 0.181
  • 10000.0
Name0x22d86
ChipId15
InjCap7.746
NfDSLDO1.2607266368281198
NfASLDO1.2613837042224851
NfACB1.259755319810362
VcalPar
  • 11.387
  • 0.193
IrefTrim3
KSenseInA21090.01
KSenseInD21630.113
KSenseShuntA26111.44095238095
KSenseShuntD26780.139904761905
KShuntA1003.932
KShuntD1014.654