20UPGFC0142714 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 67f43381d04bade272d27ef7

This Revision: 67f43381d04bade272d27ef8

Latest Revision: 67f43381d04bade272d27ef8

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane15
SerSelOut03
SerSelOut13
SerSelOut23
SerSelOut31
SldoTrimA11
SldoTrimD8

Parameter

ADCcalPar
  • -1.0
  • 0.179
  • 10000.0
Name0x22d7a
ChipId14
InjCap7.75
NfDSLDO1.2586167897859362
NfASLDO1.2601737590196094
NfACB1.2582168343864604
VcalPar
  • 12.803
  • 0.191
IrefTrim8
KSenseInA21004.001
KSenseInD21639.507
KSenseShuntA26004.953619047617
KSenseShuntD26791.770571428573
KShuntA986.398
KShuntD972.524

PixelConfig

Diff from previous revision None

ITKPIXV2
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane15
SerSelOut03
SerSelOut13
SerSelOut23
SerSelOut31
SldoTrimA11
SldoTrimD8
Parameter
ADCcalPar
  • -1.0
  • 0.179
  • 10000.0
Name0x22d7a
ChipId14
InjCap7.75
NfDSLDO1.2586167897859362
NfASLDO1.2601737590196094
NfACB1.2582168343864604
VcalPar
  • 12.803
  • 0.191
IrefTrim8
KSenseInA21004.001
KSenseInD21639.507
KSenseShuntA26004.953619047617
KSenseShuntD26791.770571428573
KShuntA986.398
KShuntD972.524