20UPGFC0142724 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 67f43381d04bade272d27ef5

This Revision: 67f43381d04bade272d27ef6

Latest Revision: 67f43381d04bade272d27ef6

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SerSelOut01
SerSelOut13
SerSelOut23
SerSelOut33
SldoTrimA9
SldoTrimD9

Parameter

ADCcalPar
  • 1.619
  • 0.178
  • 10000.0
Name0x22d84
ChipId13
InjCap7.693999999999999
NfDSLDO1.2597721187318192
NfASLDO1.2602720679812565
NfACB1.2595007177106963
VcalPar
  • 12.015
  • 0.191
IrefTrim6
KSenseInA21179.352
KSenseInD21608.388
KSenseShuntA26222.054857142855
KSenseShuntD26753.242285714285
KShuntA1000.63
KShuntD994.228

PixelConfig

Diff from previous revision None

ITKPIXV2
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SerSelOut01
SerSelOut13
SerSelOut23
SerSelOut33
SldoTrimA9
SldoTrimD9
Parameter
ADCcalPar
  • 1.619
  • 0.178
  • 10000.0
Name0x22d84
ChipId13
InjCap7.693999999999999
NfDSLDO1.2597721187318192
NfASLDO1.2602720679812565
NfACB1.2595007177106963
VcalPar
  • 12.015
  • 0.191
IrefTrim6
KSenseInA21179.352
KSenseInD21608.388
KSenseShuntA26222.054857142855
KSenseShuntD26753.242285714285
KShuntA1000.63
KShuntD994.228