20UPGFC0083160 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 67ae38e197ab279d6689e0a9

This Revision: 67ae403997ab279d6689e103

Latest Revision: 67ae404897ab279d6689e129

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SerSelOut01
SerSelOut13
SerSelOut23
SerSelOut33
SldoTrimA9
SldoTrimD6

Parameter

ADCcalPar
  • 11.54
  • 0.184
  • 10000.0
Name0x144d8
ChipId15
InjCap7.832
NfDSLDO1.2888550395992657
NfASLDO1.2875783774008869
NfACB1.2857996570346062
VcalPar
  • 3.612
  • 0.198
IrefTrim11
KSenseInA21464.002
KSenseInD21714.962
KSenseShuntA26574.478666666666
KSenseShuntD26885.191047619046
KShuntA1069.483
KShuntD1033.924

PixelConfig

Diff from previous revision 67ae38e197ab279d6689e0aa

No diff is present.