20UPGFC0094519 Chip Configuration

Stage: MODULE/FINAL_METROLOGY

Branch: LP

Config: 67644b03588d51321df85938

This Revision: 67644b03588d51321df85939

Latest Revision: 67644b03588d51321df85939

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA13
SldoTrimD8

Parameter

ADCcalPar
  • 3.9569999999999994
  • 0.179
  • 10000.0
Name0x17137
ChipId14
InjCap7.868000000000001
NfDSLDO1.2853635815221789
NfASLDO1.284488530703871
NfACB1.2823511114919384
VcalPar
  • 4.637
  • 0.191
IrefTrim9
KSenseInA21268.601
KSenseInD21499.597
KSenseShuntA26332.55361904762
KSenseShuntD26618.548666666666
KShuntA1067.405
KShuntD1038.579

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA13
SldoTrimD8
Parameter
ADCcalPar
  • 3.9569999999999994
  • 0.179
  • 10000.0
Name0x17137
ChipId14
InjCap7.868000000000001
NfDSLDO1.2853635815221789
NfASLDO1.284488530703871
NfACB1.2823511114919384
VcalPar
  • 4.637
  • 0.191
IrefTrim9
KSenseInA21268.601
KSenseInD21499.597
KSenseShuntA26332.55361904762
KSenseShuntD26618.548666666666
KShuntA1067.405
KShuntD1038.579