20UPGFC0094534 Chip Configuration

Stage: MODULE/FINAL_METROLOGY

Branch: LP

Config: 67644afa588d51321df85924

This Revision: 67644afb588d51321df85925

Latest Revision: 67644afb588d51321df85925

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA7
SldoTrimD6

Parameter

ADCcalPar
  • 10.913
  • 0.192
  • 10000.0
Name0x17146
ChipId13
InjCap7.797
NfDSLDO1.2854180943557603
NfASLDO1.2849011413155236
NfACB1.2819143015274879
VcalPar
  • 3.419
  • 0.206
IrefTrim14
KSenseInA21391.919
KSenseInD21589.651
KSenseShuntA26485.233047619047
KSenseShuntD26730.044095238096
KShuntA1070.207
KShuntD1013.001

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA7
SldoTrimD6
Parameter
ADCcalPar
  • 10.913
  • 0.192
  • 10000.0
Name0x17146
ChipId13
InjCap7.797
NfDSLDO1.2854180943557603
NfASLDO1.2849011413155236
NfACB1.2819143015274879
VcalPar
  • 3.419
  • 0.206
IrefTrim14
KSenseInA21391.919
KSenseInD21589.651
KSenseShuntA26485.233047619047
KSenseShuntD26730.044095238096
KShuntA1070.207
KShuntD1013.001