20UPGFC0134201 Chip Configuration

Stage: MODULE/INITIAL_COLD

Branch: LP

Config: 673be5278bd2691624147794

This Revision: 673be5278bd2691624147795

Latest Revision: 673be5278bd2691624147795

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane15
SerSelOut03
SerSelOut13
SerSelOut21
SerSelOut33
SldoTrimA9
SldoTrimD7

Parameter

ADCcalPar
  • 1.894
  • 0.195
  • 10000.0
Name0x20c39
ChipId12
InjCap7.858999999999999
NfDSLDO1.252212221905257
NfASLDO1.2538977988049946
NfACB1.2506409214055012
VcalPar
  • 15.36
  • 0.209
IrefTrim13
KSenseInA21158.438
KSenseInD21648.964
KSenseShuntA26196.161333333333
KSenseShuntD26803.47923809524
KShuntA1002.65
KShuntD989.381

PixelConfig

Diff from previous revision 67368c9556f39c8f40b1edae

No diff is present.