20UPGFC0134231 Chip Configuration

Stage: MODULE/INITIAL_COLD

Branch: LP

Config: 673bdf058bd2691624147475

This Revision: 673bdf058bd2691624147476

Latest Revision: 673bdf058bd2691624147476

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SerSelOut01
SerSelOut13
SerSelOut23
SerSelOut33
SldoTrimA9
SldoTrimD7

Parameter

ADCcalPar
  • 2.388
  • 0.187
  • 10000.0
Name0x20c57
ChipId13
InjCap7.644
NfDSLDO1.2562035199581096
NfASLDO1.2531037932765365
NfACB1.250589729239869
VcalPar
  • 16.306
  • 0.201
IrefTrim11
KSenseInA21467.676
KSenseInD21389.252
KSenseShuntA26579.02742857143
KSenseShuntD26481.931047619048
KShuntA1001.066
KShuntD993.574

PixelConfig

Diff from previous revision 6736894256f39c8f40b1e924

No diff is present.