20UPGFC0134216 Chip Configuration

Stage: MODULE/INITIAL_COLD

Branch: LP

Config: 673bd0648bd26916241465c9

This Revision: 673bd0648bd26916241465ca

Latest Revision: 673bd0648bd26916241465ca

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane15
SerSelOut03
SerSelOut13
SerSelOut23
SerSelOut31
SldoTrimA9
SldoTrimD7

Parameter

ADCcalPar
  • -1.0
  • 0.19
  • 10000.0
Name0x20c48
ChipId14
InjCap7.597000000000001
NfDSLDO1.251193847583565
NfASLDO1.2526651513282547
NfACB1.2497653973460023
VcalPar
  • 15.072
  • 0.204
IrefTrim6
KSenseInA20996.333
KSenseInD21625.506
KSenseShuntA25995.459904761905
KSenseShuntD26774.436
KShuntA1020.503
KShuntD995.751

PixelConfig

Diff from previous revision 67368deb56f39c8f40b1f0a9

No diff is present.