20UPGFC0134220 Chip Configuration

Stage: MODULE/PARYLENE_MASKING

Branch: LP

Config: 6737f632f2d4e487faac9c96

This Revision: 6737f632f2d4e487faac9c97

Latest Revision: 6737f632f2d4e487faac9c97

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SerSelOut01
SerSelOut13
SerSelOut23
SerSelOut33
SldoTrimA10
SldoTrimD8

Parameter

ADCcalPar
  • 3.742
  • 0.184
  • 10000.0
Name0x20c4c
ChipId13
InjCap7.927
NfDSLDO1.2547322211184693
NfASLDO1.2588604285423155
NfACB1.254060851745041
VcalPar
  • 13.769
  • 0.198
IrefTrim7
KSenseInA20892.375
KSenseInD21719.532
KSenseShuntA25866.75
KSenseShuntD26890.849142857143
KShuntA1001.001
KShuntD994.308

PixelConfig

Diff from previous revision 67368d4156f39c8f40b1ef3d

No diff is present.