20UPGFC0134214 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 670073b16cd1e9c5a149742a

This Revision: 67368dee56f39c8f40b1f0b1

Latest Revision: 67368dee56f39c8f40b1f0b1

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SerSelOut01
SerSelOut13
SerSelOut23
SerSelOut33
SldoTrimA9
SldoTrimD9

Parameter

ADCcalPar
  • 3.071
  • 0.187
  • 10000.0
Name0x20c46
ChipId15
InjCap7.783
NfDSLDO1.25109979868051
NfASLDO1.2524996705794733
NfACB1.2500570369598538
VcalPar
  • 14.23
  • 0.202
IrefTrim11
KSenseInA21086.738
KSenseInD21711.626
KSenseShuntA26107.389904761905
KSenseShuntD26881.060761904762
KShuntA986.637
KShuntD995.667

PixelConfig

Diff from previous revision 671943c3b8907211d33a9cc6

No diff is present.