20UPGFC0134215 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 670073b16cd1e9c5a1497424

This Revision: 6706e6fd75bf58c1aafff466

Latest Revision: 67368de556f39c8f40b1f099

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane15
SerSelOut03
SerSelOut13
SerSelOut21
SerSelOut33
SldoTrimA12
SldoTrimD11

Parameter

ADCcalPar
  • 0.337
  • 0.181
  • 10000.0
Name0x20c47
ChipId12
InjCap7.644
NfDSLDO1.2548262945548503
NfASLDO1.2518979618053057
NfACB1.2489124908557698
VcalPar
  • 12.537
  • 0.194
IrefTrim9
KSenseInA21281.969
KSenseInD21876.847
KSenseShuntA26349.104476190478
KSenseShuntD27085.620095238097
KShuntA992.507
KShuntD978.926

PixelConfig

Diff from previous revision 670073b16cd1e9c5a1497425

No diff is present.