20UPGFC0134212 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 6700738e6cd1e9c5a1497000

This Revision: 67057d58cdbc24f4c4a01112

Latest Revision: 67368bdc56f39c8f40b1ec3b

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane15
SerSelOut03
SerSelOut13
SerSelOut23
SerSelOut31
SldoTrimA7
SldoTrimD6

Parameter

ADCcalPar
  • 1.19
  • 0.188
  • 10000.0
Name0x20c44
ChipId14
InjCap7.935
NfDSLDO1.2548893501207607
NfASLDO1.2542179807473324
NfACB1.251561072163127
VcalPar
  • 11.448
  • 0.201
IrefTrim13
KSenseInA21531.679
KSenseInD21458.472
KSenseShuntA26658.26923809524
KSenseShuntD26567.632
KShuntA1006.749
KShuntD989.806

PixelConfig

Diff from previous revision 6700738e6cd1e9c5a1497001

No diff is present.