20UPGFC0134233 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 6700731a6cd1e9c5a1496602

This Revision: 6716a109af7cafeefcf4f99f

Latest Revision: 67d44e526937b99d1d01a5ee

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SerSelOut01
SerSelOut13
SerSelOut23
SerSelOut33
SldoTrimA6
SldoTrimD7

Parameter

ADCcalPar
  • -1.0
  • 0.194
  • 10000.0
Name0x20c59
ChipId15
InjCap7.642
NfDSLDO1.2512123034054126
NfASLDO1.2529550185051412
NfACB1.2500981085055856
VcalPar
  • 13.199
  • 0.206
IrefTrim12
KSenseInA21425.693
KSenseInD21556.228
KSenseShuntA26527.048476190477
KSenseShuntD26688.66323809524
KShuntA1028.11
KShuntD977.323

PixelConfig

Diff from previous revision 67049697efa50216ebc53d0b

No diff is present.