20UPGFC0134200 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 670072806cd1e9c5a1495af7

This Revision: 670072806cd1e9c5a1495af8

Latest Revision: 67368c9e56f39c8f40b1edc6

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SerSelOut01
SerSelOut13
SerSelOut23
SerSelOut33
SldoTrimA9
SldoTrimD5

Parameter

ADCcalPar
  • -1.0
  • 0.19
  • 10000.0
Name0x20c38
ChipId15
InjCap7.821
NfDSLDO1.2509266124054568
NfASLDO1.2527550348051726
NfACB1.2496838565556498
VcalPar
  • 12.474
  • 0.205
IrefTrim11
KSenseInA21482.516
KSenseInD21525.791
KSenseShuntA26597.400761904762
KSenseShuntD26650.979333333333
KShuntA1004.715
KShuntD994.778

PixelConfig

Diff from previous revision None

ITKPIXV2
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SerSelOut01
SerSelOut13
SerSelOut23
SerSelOut33
SldoTrimA9
SldoTrimD5
Parameter
ADCcalPar
  • -1.0
  • 0.19
  • 10000.0
Name0x20c38
ChipId15
InjCap7.821
NfDSLDO1.2509266124054568
NfASLDO1.2527550348051726
NfACB1.2496838565556498
VcalPar
  • 12.474
  • 0.205
IrefTrim11
KSenseInA21482.516
KSenseInD21525.791
KSenseShuntA26597.400761904762
KSenseShuntD26650.979333333333
KShuntA1004.715
KShuntD994.778