20UPGFC0134203 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 670072806cd1e9c5a1495af5

This Revision: 67368c9b56f39c8f40b1edbe

Latest Revision: 67368c9b56f39c8f40b1edbe

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffLcc200
DiffLccEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane15
SerSelOut03
SerSelOut13
SerSelOut23
SerSelOut31
SldoTrimA8
SldoTrimD10

Parameter

ADCcalPar
  • -1.0
  • 0.186
  • 10000.0
Name0x20c3b
ChipId14
InjCap7.874
NfDSLDO1.2534776200761943
NfASLDO1.2554060471840038
NfACB1.2522634252305367
VcalPar
  • 14.004
  • 0.199
IrefTrim9
KSenseInA21215.078
KSenseInD21348.274
KSenseShuntA26266.287047619047
KSenseShuntD26431.19638095238
KShuntA1013.825
KShuntD980.15

PixelConfig

Diff from previous revision 67182d28eb548d6fc10a3b39

No diff is present.