20UPGFC0095396 Chip Configuration

Stage: MODULE/INITIAL_COLD

Branch: LP

Config: 66f2d649bc5ccaba629447b8

This Revision: 66f2d64abc5ccaba629447b9

Latest Revision: 66f2d64abc5ccaba629447b9

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA5
SldoTrimD7

Parameter

ADCcalPar
  • 10.582
  • 0.186
  • 10000.0
Name0x174a4
ChipId14
InjCap7.813999999999999
NfDSLDO1.288569943850136
NfASLDO1.2875078449645956
NfACB1.2854984686946547
VcalPar
  • 5.321
  • 0.198
IrefTrim12
KSenseInA20989.343
KSenseInD21852.738
KSenseShuntA25986.80561904762
KSenseShuntD27055.770857142856
KShuntA1058.641
KShuntD1027.457

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA5
SldoTrimD7
Parameter
ADCcalPar
  • 10.582
  • 0.186
  • 10000.0
Name0x174a4
ChipId14
InjCap7.813999999999999
NfDSLDO1.288569943850136
NfASLDO1.2875078449645956
NfACB1.2854984686946547
VcalPar
  • 5.321
  • 0.198
IrefTrim12
KSenseInA20989.343
KSenseInD21852.738
KSenseShuntA25986.80561904762
KSenseShuntD27055.770857142856
KShuntA1058.641
KShuntD1027.457