20UPGFC0095394 Chip Configuration

Stage: MODULE/INITIAL_COLD

Branch: LP

Config: 66f2d63bbc5ccaba629447a4

This Revision: 66f2d63cbc5ccaba629447a5

Latest Revision: 66f2d63cbc5ccaba629447a5

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA8
SldoTrimD8

Parameter

ADCcalPar
  • 12.147
  • 0.182
  • 10000.0
Name0x174a2
ChipId13
InjCap7.929999999999999
NfDSLDO1.291851580729006
NfASLDO1.2912198614439276
NfACB1.2884201964305118
VcalPar
  • 5.808
  • 0.196
IrefTrim10
KSenseInA21386.304
KSenseInD21312.663
KSenseShuntA26478.281142857144
KSenseShuntD26387.106571428572
KShuntA1066.618
KShuntD1041.88

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA8
SldoTrimD8
Parameter
ADCcalPar
  • 12.147
  • 0.182
  • 10000.0
Name0x174a2
ChipId13
InjCap7.929999999999999
NfDSLDO1.291851580729006
NfASLDO1.2912198614439276
NfACB1.2884201964305118
VcalPar
  • 5.808
  • 0.196
IrefTrim10
KSenseInA21386.304
KSenseInD21312.663
KSenseShuntA26478.281142857144
KSenseShuntD26387.106571428572
KShuntA1066.618
KShuntD1041.88