20UPGFC0095362 Chip Configuration

Stage: MODULE/INITIAL_COLD

Branch: LP

Config: 66f2d630bc5ccaba62944790

This Revision: 66f2d632bc5ccaba62944791

Latest Revision: 66f2d632bc5ccaba62944791

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA5
SldoTrimD7

Parameter

ADCcalPar
  • 13.657
  • 0.188
  • 10000.0
Name0x17482
ChipId12
InjCap7.795999999999999
NfDSLDO1.2901824546008673
NfASLDO1.289450138820468
NfACB1.2874972967394036
VcalPar
  • 3.709
  • 0.201
IrefTrim11
KSenseInA21345.163
KSenseInD21869.583
KSenseShuntA26427.344666666668
KSenseShuntD27076.626571428573
KShuntA1057.891
KShuntD1034.693

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA5
SldoTrimD7
Parameter
ADCcalPar
  • 13.657
  • 0.188
  • 10000.0
Name0x17482
ChipId12
InjCap7.795999999999999
NfDSLDO1.2901824546008673
NfASLDO1.289450138820468
NfACB1.2874972967394036
VcalPar
  • 3.709
  • 0.201
IrefTrim11
KSenseInA21345.163
KSenseInD21869.583
KSenseShuntA26427.344666666668
KSenseShuntD27076.626571428573
KShuntA1057.891
KShuntD1034.693