20UPGFC0095301 Chip Configuration

Stage: MODULE/FINAL_COLD

Branch: LP

Config: 66db3742d82248abc217a517

This Revision: 66db3744d82248abc217a519

Latest Revision: 66db3744d82248abc217a519

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA8
SldoTrimD8

Parameter

ADCcalPar
  • 12.657
  • 0.18
  • 10000.0
Name0x17445
ChipId15
InjCap7.800000000000001
NfDSLDO1.287676495112295
NfASLDO1.286600382380294
NfACB1.2847494684812524
VcalPar
  • 4.626
  • 0.195
IrefTrim8
KSenseInA21110.049
KSenseInD21840.606
KSenseShuntA26136.25114285714
KSenseShuntD27040.750285714286
KShuntA1053.923
KShuntD1042.389

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA8
SldoTrimD8
Parameter
ADCcalPar
  • 12.657
  • 0.18
  • 10000.0
Name0x17445
ChipId15
InjCap7.800000000000001
NfDSLDO1.287676495112295
NfASLDO1.286600382380294
NfACB1.2847494684812524
VcalPar
  • 4.626
  • 0.195
IrefTrim8
KSenseInA21110.049
KSenseInD21840.606
KSenseShuntA26136.25114285714
KSenseShuntD27040.750285714286
KShuntA1053.923
KShuntD1042.389