20UPGFC0095317 Chip Configuration

Stage: MODULE/FINAL_COLD

Branch: LP

Config: 66db3734d82248abc217a4ff

This Revision: 66db3736d82248abc217a500

Latest Revision: 66db3736d82248abc217a500

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA6
SldoTrimD5

Parameter

ADCcalPar
  • 14.928
  • 0.187
  • 10000.0
Name0x17455
ChipId14
InjCap7.6450000000000005
NfDSLDO1.286946465273162
NfASLDO1.285238707103648
NfACB1.2831004216645083
VcalPar
  • 3.053
  • 0.2
IrefTrim10
KSenseInA21075.756
KSenseInD21264.458
KSenseShuntA26093.793142857143
KSenseShuntD26327.42419047619
KShuntA1044.183
KShuntD1030.274

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA6
SldoTrimD5
Parameter
ADCcalPar
  • 14.928
  • 0.187
  • 10000.0
Name0x17455
ChipId14
InjCap7.6450000000000005
NfDSLDO1.286946465273162
NfASLDO1.285238707103648
NfACB1.2831004216645083
VcalPar
  • 3.053
  • 0.2
IrefTrim10
KSenseInA21075.756
KSenseInD21264.458
KSenseShuntA26093.793142857143
KSenseShuntD26327.42419047619
KShuntA1044.183
KShuntD1030.274