20UPGFC0095285 Chip Configuration

Stage: MODULE/FINAL_COLD

Branch: LP

Config: 66db3721d82248abc217a4e7

This Revision: 66db3723d82248abc217a4ec

Latest Revision: 66db3723d82248abc217a4ec

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA12
SldoTrimD10

Parameter

ADCcalPar
  • 15.678
  • 0.182
  • 10000.0
Name0x17435
ChipId13
InjCap7.786
NfDSLDO1.2910896476184568
NfASLDO1.2902855792873298
NfACB1.2876005653958869
VcalPar
  • 3.589
  • 0.195
IrefTrim8
KSenseInA20976.174
KSenseInD21522.896
KSenseShuntA25970.50114285714
KSenseShuntD26647.395047619048
KShuntA1071.316
KShuntD1023.664

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA12
SldoTrimD10
Parameter
ADCcalPar
  • 15.678
  • 0.182
  • 10000.0
Name0x17435
ChipId13
InjCap7.786
NfDSLDO1.2910896476184568
NfASLDO1.2902855792873298
NfACB1.2876005653958869
VcalPar
  • 3.589
  • 0.195
IrefTrim8
KSenseInA20976.174
KSenseInD21522.896
KSenseShuntA25970.50114285714
KSenseShuntD26647.395047619048
KShuntA1071.316
KShuntD1023.664