20UPGFC0095269 Chip Configuration

Stage: MODULE/FINAL_COLD

Branch: LP

Config: 66db3719d82248abc217a4d3

This Revision: 66db371bd82248abc217a4d4

Latest Revision: 66db371bd82248abc217a4d4

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA7
SldoTrimD7

Parameter

ADCcalPar
  • 11.704
  • 0.186
  • 10000.0
Name0x17425
ChipId12
InjCap7.848
NfDSLDO1.2926304984015102
NfASLDO1.291984096965451
NfACB1.2892835754103609
VcalPar
  • 4.608
  • 0.199
IrefTrim12
KSenseInA21100.082
KSenseInD21707.281
KSenseShuntA26123.911047619047
KSenseShuntD26875.68123809524
KShuntA1079.224
KShuntD1038.349

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA7
SldoTrimD7
Parameter
ADCcalPar
  • 11.704
  • 0.186
  • 10000.0
Name0x17425
ChipId12
InjCap7.848
NfDSLDO1.2926304984015102
NfASLDO1.291984096965451
NfACB1.2892835754103609
VcalPar
  • 4.608
  • 0.199
IrefTrim12
KSenseInA21100.082
KSenseInD21707.281
KSenseShuntA26123.911047619047
KSenseShuntD26875.68123809524
KShuntA1079.224
KShuntD1038.349