20UPGFC0085314 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 66d8f3827641579700e3ff10

This Revision: 66d8f3827641579700e3ff11

Latest Revision: 67d37f03b36e2445a4557a5a

Global Config

AuroraActiveLanes15
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SldoTrimA9
SldoTrimD9

Parameter

ADCcalPar
  • -1.0
  • -1.0
  • 10000.0
Name0x14d42
ChipId1
InjCap-1.0
NfDSLDO1.2966068514191285
NfASLDO1.295790258148728
NfACB1.292967997196641
VcalPar
  • 37.065
  • 0.109
IrefTrim9
KSenseInA-1
KSenseInD14994.055
KSenseShuntA-1.2380952380952381
KSenseShuntD18564.068095238094
KShuntA1071.101
KShuntD1079.733

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes15
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane15
SldoTrimA9
SldoTrimD9
Parameter
ADCcalPar
  • -1.0
  • -1.0
  • 10000.0
Name0x14d42
ChipId1
InjCap-1.0
NfDSLDO1.2966068514191285
NfASLDO1.295790258148728
NfACB1.292967997196641
VcalPar
  • 37.065
  • 0.109
IrefTrim9
KSenseInA-1
KSenseInD14994.055
KSenseShuntA-1.2380952380952381
KSenseShuntD18564.068095238094
KShuntA1071.101
KShuntD1079.733