20UPGFC0088503 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 66a2922681cfcd8c814d26fd

This Revision: 66a2922681cfcd8c814d26fe

Latest Revision: 66a2922681cfcd8c814d2702

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA8
SldoTrimD5
CdrClkSel0

Parameter

ADCcalPar
  • 15.111
  • 0.187
  • 10000.0
Name0x159b7
ChipId13
InjCap7.648
NfDSLDO1.286066599994957
NfASLDO1.284875757733396
NfACB1.2829675406154721
VcalPar
  • 3.278
  • 0.201
IrefTrim9
KSenseInA21257.036
KSenseInD21612.481
KSenseShuntA26318.235047619048
KSenseShuntD26758.30980952381
KShuntA1067.506
KShuntD1031.93

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA8
SldoTrimD5
CdrClkSel0
Parameter
ADCcalPar
  • 15.111
  • 0.187
  • 10000.0
Name0x159b7
ChipId13
InjCap7.648
NfDSLDO1.286066599994957
NfASLDO1.284875757733396
NfACB1.2829675406154721
VcalPar
  • 3.278
  • 0.201
IrefTrim9
KSenseInA21257.036
KSenseInD21612.481
KSenseShuntA26318.235047619048
KSenseShuntD26758.30980952381
KShuntA1067.506
KShuntD1031.93