20UPGFC0088361 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 66a2922581cfcd8c814d26fb

This Revision: 66a2922581cfcd8c814d26fc

Latest Revision: 66a2922681cfcd8c814d2701

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA8
SldoTrimD8
CdrClkSel0

Parameter

ADCcalPar
  • 9.117
  • 0.189
  • 10000.0
Name0x15929
ChipId12
InjCap7.952999999999999
NfDSLDO1.2891966326892665
NfASLDO1.2885362497859167
NfACB1.2863541149748479
VcalPar
  • 3.669
  • 0.201
IrefTrim9
KSenseInA21294.409
KSenseInD21637.643
KSenseShuntA26364.50638095238
KSenseShuntD26789.46276190476
KShuntA1041.445
KShuntD1054.038

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA8
SldoTrimD8
CdrClkSel0
Parameter
ADCcalPar
  • 9.117
  • 0.189
  • 10000.0
Name0x15929
ChipId12
InjCap7.952999999999999
NfDSLDO1.2891966326892665
NfASLDO1.2885362497859167
NfACB1.2863541149748479
VcalPar
  • 3.669
  • 0.201
IrefTrim9
KSenseInA21294.409
KSenseInD21637.643
KSenseShuntA26364.50638095238
KSenseShuntD26789.46276190476
KShuntA1041.445
KShuntD1054.038