20UPGFC0088424 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 66a2922581cfcd8c814d26f9

This Revision: 66a2922581cfcd8c814d26fa

Latest Revision: 66a2922681cfcd8c814d2700

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA7
SldoTrimD7
CdrClkSel0

Parameter

ADCcalPar
  • 10.343
  • 0.186
  • 10000.0
Name0x15968
ChipId15
InjCap7.780999999999999
NfDSLDO1.2860254550087753
NfASLDO1.2853936849172183
NfACB1.2838429765106696
VcalPar
  • 4.657
  • 0.2
IrefTrim8
KSenseInA21284.418
KSenseInD21335.701
KSenseShuntA26352.13657142857
KSenseShuntD26415.62980952381
KShuntA1060.88
KShuntD1055.553

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA7
SldoTrimD7
CdrClkSel0
Parameter
ADCcalPar
  • 10.343
  • 0.186
  • 10000.0
Name0x15968
ChipId15
InjCap7.780999999999999
NfDSLDO1.2860254550087753
NfASLDO1.2853936849172183
NfACB1.2838429765106696
VcalPar
  • 4.657
  • 0.2
IrefTrim8
KSenseInA21284.418
KSenseInD21335.701
KSenseShuntA26352.13657142857
KSenseShuntD26415.62980952381
KShuntA1060.88
KShuntD1055.553