20UPGFC0088388 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 66a2922581cfcd8c814d26f7

This Revision: 66a2922581cfcd8c814d26f8

Latest Revision: 66a2922681cfcd8c814d26ff

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA6
SldoTrimD7
CdrClkSel0

Parameter

ADCcalPar
  • 13.962
  • 0.188
  • 10000.0
Name0x15944
ChipId14
InjCap8.061
NfDSLDO1.2910342883382677
NfASLDO1.2900424345320776
NfACB1.287814357141361
VcalPar
  • 2.327
  • 0.201
IrefTrim12
KSenseInA21161.363
KSenseInD21750.549
KSenseShuntA26199.78276190476
KSenseShuntD26929.25114285714
KShuntA1076.063
KShuntD1026.286

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA6
SldoTrimD7
CdrClkSel0
Parameter
ADCcalPar
  • 13.962
  • 0.188
  • 10000.0
Name0x15944
ChipId14
InjCap8.061
NfDSLDO1.2910342883382677
NfASLDO1.2900424345320776
NfACB1.287814357141361
VcalPar
  • 2.327
  • 0.201
IrefTrim12
KSenseInA21161.363
KSenseInD21750.549
KSenseShuntA26199.78276190476
KSenseShuntD26929.25114285714
KShuntA1076.063
KShuntD1026.286