20UPGFC0082583 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 669c80dfd88a58653436cb5d

This Revision: 669c80dfd88a58653436cb5e

Latest Revision: 66a0233b6cdf72011b6697b2

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA7
SldoTrimD7
CdrClkSel0

Parameter

ADCcalPar
  • 9.736
  • 0.19
  • 10000.0
Name0x14297
ChipId12
InjCap7.799
NfDSLDO1.2870007652773006
NfASLDO1.2857524201641477
NfACB1.2837435889475801
VcalPar
  • 3.667
  • 0.202
IrefTrim11
KSenseInA20891.218
KSenseInD21480.038
KSenseShuntA25865.317523809525
KSenseShuntD26594.332761904763
KShuntA1060.48
KShuntD1036.525

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA7
SldoTrimD7
CdrClkSel0
Parameter
ADCcalPar
  • 9.736
  • 0.19
  • 10000.0
Name0x14297
ChipId12
InjCap7.799
NfDSLDO1.2870007652773006
NfASLDO1.2857524201641477
NfACB1.2837435889475801
VcalPar
  • 3.667
  • 0.202
IrefTrim11
KSenseInA20891.218
KSenseInD21480.038
KSenseShuntA25865.317523809525
KSenseShuntD26594.332761904763
KShuntA1060.48
KShuntD1036.525