20UPGFC0090741 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 669ab2ac63a7cd79d1ba6ed1

This Revision: 669ab2ac63a7cd79d1ba6ed2

Latest Revision: 669ac1a063a7cd79d1ba7043

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA5
SldoTrimD9

Parameter

ADCcalPar
  • 12.188
  • 0.195
  • 10000.0
Name0x16275
ChipId14
InjCap7.762999999999999
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 2.769
  • 0.208
IrefTrim14
KSenseInA21003.132
KSenseInD21659.248
KSenseShuntA26003.877714285714
KSenseShuntD26816.21180952381
KShuntA1069.141
KShuntD1004.547

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA5
SldoTrimD9
Parameter
ADCcalPar
  • 12.188
  • 0.195
  • 10000.0
Name0x16275
ChipId14
InjCap7.762999999999999
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 2.769
  • 0.208
IrefTrim14
KSenseInA21003.132
KSenseInD21659.248
KSenseShuntA26003.877714285714
KSenseShuntD26816.21180952381
KShuntA1069.141
KShuntD1004.547