20UPGFC0090805 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 669ab2ac63a7cd79d1ba6ecf

This Revision: 669ab2ac63a7cd79d1ba6ed0

Latest Revision: 669ac19d63a7cd79d1ba703a

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA4
SldoTrimD2

Parameter

ADCcalPar
  • 7.955
  • 0.196
  • 10000.0
Name0x162b5
ChipId13
InjCap8.016
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 2.842
  • 0.208
IrefTrim10
KSenseInA20938.253
KSenseInD21142.98
KSenseShuntA25923.551333333333
KSenseShuntD26177.022857142856
KShuntA1152.505
KShuntD1069.937

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA4
SldoTrimD2
Parameter
ADCcalPar
  • 7.955
  • 0.196
  • 10000.0
Name0x162b5
ChipId13
InjCap8.016
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 2.842
  • 0.208
IrefTrim10
KSenseInA20938.253
KSenseInD21142.98
KSenseShuntA25923.551333333333
KSenseShuntD26177.022857142856
KShuntA1152.505
KShuntD1069.937