20UPGFC0090773 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 669ab2ac63a7cd79d1ba6ecd

This Revision: 669ab2ac63a7cd79d1ba6ece

Latest Revision: 669ac19a63a7cd79d1ba7031

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA3
SldoTrimD2

Parameter

ADCcalPar
  • 11.739
  • 0.198
  • 10000.0
Name0x16295
ChipId12
InjCap7.729000000000001
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 0.718
  • 0.21
IrefTrim14
KSenseInA20885.246
KSenseInD21324.114
KSenseShuntA25857.92361904762
KSenseShuntD26401.284
KShuntA1120.114
KShuntD1063.871

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA3
SldoTrimD2
Parameter
ADCcalPar
  • 11.739
  • 0.198
  • 10000.0
Name0x16295
ChipId12
InjCap7.729000000000001
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 0.718
  • 0.21
IrefTrim14
KSenseInA20885.246
KSenseInD21324.114
KSenseShuntA25857.92361904762
KSenseShuntD26401.284
KShuntA1120.114
KShuntD1063.871