20UPGFC0090694 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 669994226798e279bc517682

This Revision: 669994226798e279bc517683

Latest Revision: 669994226798e279bc517683

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA9
SldoTrimD5

Parameter

ADCcalPar
  • 12.585
  • 0.194
  • 10000.0
Name0x16246
ChipId14
InjCap7.797
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 2.668
  • 0.205
IrefTrim15
KSenseInA21184.164
KSenseInD21472.493
KSenseShuntA26228.01257142857
KSenseShuntD26584.99133333333
KShuntA1003.436
KShuntD1037.182

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA9
SldoTrimD5
Parameter
ADCcalPar
  • 12.585
  • 0.194
  • 10000.0
Name0x16246
ChipId14
InjCap7.797
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 2.668
  • 0.205
IrefTrim15
KSenseInA21184.164
KSenseInD21472.493
KSenseShuntA26228.01257142857
KSenseShuntD26584.99133333333
KShuntA1003.436
KShuntD1037.182