20UPGFC0090754 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 669994226798e279bc517680

This Revision: 669994226798e279bc517681

Latest Revision: 669994226798e279bc517681

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA0
SldoTrimD0

Parameter

ADCcalPar
  • -1.0
  • -1.0
  • 10000.0
Name0x16282
ChipId13
InjCap-1.0
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 0
  • 0
IrefTrim-1
KSenseInA21184.164
KSenseInD21472.493
KSenseShuntA26228.01257142857
KSenseShuntD26584.99133333333
KShuntA-1
KShuntD-1

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA0
SldoTrimD0
Parameter
ADCcalPar
  • -1.0
  • -1.0
  • 10000.0
Name0x16282
ChipId13
InjCap-1.0
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 0
  • 0
IrefTrim-1
KSenseInA21184.164
KSenseInD21472.493
KSenseShuntA26228.01257142857
KSenseShuntD26584.99133333333
KShuntA-1
KShuntD-1