20UPGFC0090709 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 669994226798e279bc51767e

This Revision: 669994226798e279bc51767f

Latest Revision: 669994226798e279bc51767f

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA7
SldoTrimD8

Parameter

ADCcalPar
  • 13.816
  • 0.197
  • 10000.0
Name0x16255
ChipId12
InjCap7.776
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 2.581
  • 0.211
IrefTrim13
KSenseInA20784.205
KSenseInD21326.575
KSenseShuntA25732.82523809524
KSenseShuntD26404.33095238095
KShuntA1045.08
KShuntD1032.379

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA7
SldoTrimD8
Parameter
ADCcalPar
  • 13.816
  • 0.197
  • 10000.0
Name0x16255
ChipId12
InjCap7.776
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 2.581
  • 0.211
IrefTrim13
KSenseInA20784.205
KSenseInD21326.575
KSenseShuntA25732.82523809524
KSenseShuntD26404.33095238095
KShuntA1045.08
KShuntD1032.379