20UPGFC0135100 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 665644de7c078bd48a3ad88f

This Revision: 665644de7c078bd48a3ad890

Latest Revision: 665644de7c078bd48a3ad890

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA6
SldoTrimD7

Parameter

ADCcalPar
  • -1.0
  • 0.194
  • 10000.0
Name0x20fbc
ChipId15
InjCap8.027
NfDSLDO1.2529644547570646
NfASLDO1.2542071774626276
NfACB1.2518788579108258
VcalPar
  • 14.493
  • 0.209
IrefTrim15
KSenseInA21549.169
KSenseInD21902.745
KSenseShuntA26679.923523809524
KSenseShuntD27117.684285714287
KShuntA995.326
KShuntD1001.649

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA6
SldoTrimD7
Parameter
ADCcalPar
  • -1.0
  • 0.194
  • 10000.0
Name0x20fbc
ChipId15
InjCap8.027
NfDSLDO1.2529644547570646
NfASLDO1.2542071774626276
NfACB1.2518788579108258
VcalPar
  • 14.493
  • 0.209
IrefTrim15
KSenseInA21549.169
KSenseInD21902.745
KSenseShuntA26679.923523809524
KSenseShuntD27117.684285714287
KShuntA995.326
KShuntD1001.649