20UPGFC0135081 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 665644de7c078bd48a3ad88d

This Revision: 665644de7c078bd48a3ad88e

Latest Revision: 665644de7c078bd48a3ad88e

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA9
SldoTrimD10

Parameter

ADCcalPar
  • 3.331
  • 0.187
  • 10000.0
Name0x20fa9
ChipId14
InjCap7.685
NfDSLDO1.2493035426267152
NfASLDO1.2503319993682245
NfACB1.2481608129139274
VcalPar
  • 13.313
  • 0.2
IrefTrim7
KSenseInA21508.092
KSenseInD21884.937
KSenseShuntA26629.066285714285
KSenseShuntD27095.636285714285
KShuntA994.921
KShuntD1014.261

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA9
SldoTrimD10
Parameter
ADCcalPar
  • 3.331
  • 0.187
  • 10000.0
Name0x20fa9
ChipId14
InjCap7.685
NfDSLDO1.2493035426267152
NfASLDO1.2503319993682245
NfACB1.2481608129139274
VcalPar
  • 13.313
  • 0.2
IrefTrim7
KSenseInA21508.092
KSenseInD21884.937
KSenseShuntA26629.066285714285
KSenseShuntD27095.636285714285
KShuntA994.921
KShuntD1014.261