20UPGFC0135094 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 665644de7c078bd48a3ad88b

This Revision: 665644de7c078bd48a3ad88c

Latest Revision: 665644de7c078bd48a3ad88c

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA9
SldoTrimD10

Parameter

ADCcalPar
  • 3.384
  • 0.186
  • 10000.0
Name0x20fb6
ChipId13
InjCap7.924
NfDSLDO1.2511253396970397
NfASLDO1.252753702395127
NfACB1.250639687664277
VcalPar
  • 12.178
  • 0.198
IrefTrim9
KSenseInA21223.724
KSenseInD21579.482
KSenseShuntA26276.991619047618
KSenseShuntD26717.453904761904
KShuntA1016.155
KShuntD995.31

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA9
SldoTrimD10
Parameter
ADCcalPar
  • 3.384
  • 0.186
  • 10000.0
Name0x20fb6
ChipId13
InjCap7.924
NfDSLDO1.2511253396970397
NfASLDO1.252753702395127
NfACB1.250639687664277
VcalPar
  • 12.178
  • 0.198
IrefTrim9
KSenseInA21223.724
KSenseInD21579.482
KSenseShuntA26276.991619047618
KSenseShuntD26717.453904761904
KShuntA1016.155
KShuntD995.31