20UPGFC0135110 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 665644de7c078bd48a3ad889

This Revision: 665644de7c078bd48a3ad88a

Latest Revision: 665644de7c078bd48a3ad88a

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA9
SldoTrimD9

Parameter

ADCcalPar
  • 5.538
  • 0.182
  • 10000.0
Name0x20fc6
ChipId12
InjCap8.035
NfDSLDO1.2508688519868836
NfASLDO1.2523972631683684
NfACB1.249926093688024
VcalPar
  • 14.487
  • 0.196
IrefTrim9
KSenseInA21127.708
KSenseInD21735.82
KSenseShuntA26158.11466666667
KSenseShuntD26911.01523809524
KShuntA1005.709
KShuntD995.63

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA9
SldoTrimD9
Parameter
ADCcalPar
  • 5.538
  • 0.182
  • 10000.0
Name0x20fc6
ChipId12
InjCap8.035
NfDSLDO1.2508688519868836
NfASLDO1.2523972631683684
NfACB1.249926093688024
VcalPar
  • 14.487
  • 0.196
IrefTrim9
KSenseInA21127.708
KSenseInD21735.82
KSenseShuntA26158.11466666667
KSenseShuntD26911.01523809524
KShuntA1005.709
KShuntD995.63