20UPGFC0135082 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 665644bf7c078bd48a3ad873

This Revision: 665644bf7c078bd48a3ad874

Latest Revision: 665895ed442c248f1aebb894

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA11
SldoTrimD11

Parameter

ADCcalPar
  • -1.0
  • 0.179
  • 10000.0
Name0x20faa
ChipId14
InjCap7.597000000000001
NfDSLDO1.249185105205352
NfASLDO1.2505420922154544
NfACB1.2485851741061487
VcalPar
  • 14.237
  • 0.193
IrefTrim10
KSenseInA21202.512
KSenseInD21401.553
KSenseShuntA26250.729142857144
KSenseShuntD26497.16085714286
KShuntA1015.739
KShuntD974.29

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA11
SldoTrimD11
Parameter
ADCcalPar
  • -1.0
  • 0.179
  • 10000.0
Name0x20faa
ChipId14
InjCap7.597000000000001
NfDSLDO1.249185105205352
NfASLDO1.2505420922154544
NfACB1.2485851741061487
VcalPar
  • 14.237
  • 0.193
IrefTrim10
KSenseInA21202.512
KSenseInD21401.553
KSenseShuntA26250.729142857144
KSenseShuntD26497.16085714286
KShuntA1015.739
KShuntD974.29