20UPGFC0135095 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 665644bf7c078bd48a3ad871

This Revision: 665644bf7c078bd48a3ad872

Latest Revision: 665895ea442c248f1aebb88b

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA11
SldoTrimD6

Parameter

ADCcalPar
  • 1.857
  • 0.176
  • 10000.0
Name0x20fb7
ChipId13
InjCap7.699999999999999
NfDSLDO1.2510926011907595
NfASLDO1.2525352685963431
NfACB1.2497927721421642
VcalPar
  • 11.769
  • 0.19
IrefTrim8
KSenseInA21633.779
KSenseInD21492.146
KSenseShuntA26784.67876190476
KSenseShuntD26609.32361904762
KShuntA1000.326
KShuntD998.322

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA11
SldoTrimD6
Parameter
ADCcalPar
  • 1.857
  • 0.176
  • 10000.0
Name0x20fb7
ChipId13
InjCap7.699999999999999
NfDSLDO1.2510926011907595
NfASLDO1.2525352685963431
NfACB1.2497927721421642
VcalPar
  • 11.769
  • 0.19
IrefTrim8
KSenseInA21633.779
KSenseInD21492.146
KSenseShuntA26784.67876190476
KSenseShuntD26609.32361904762
KShuntA1000.326
KShuntD998.322