20UPGFC0135112 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 665644bf7c078bd48a3ad86f

This Revision: 665644bf7c078bd48a3ad870

Latest Revision: 665895e8442c248f1aebb882

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA8
SldoTrimD7

Parameter

ADCcalPar
  • 2.227
  • 0.187
  • 10000.0
Name0x20fc8
ChipId12
InjCap7.919999999999999
NfDSLDO1.2514723249021606
NfASLDO1.2526007554459921
NfACB1.2499153764302913
VcalPar
  • 13.037
  • 0.199
IrefTrim15
KSenseInA20916.323
KSenseInD21636.553
KSenseShuntA25896.399904761904
KSenseShuntD26788.113238095237
KShuntA1000.102
KShuntD972.39

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA8
SldoTrimD7
Parameter
ADCcalPar
  • 2.227
  • 0.187
  • 10000.0
Name0x20fc8
ChipId12
InjCap7.919999999999999
NfDSLDO1.2514723249021606
NfASLDO1.2526007554459921
NfACB1.2499153764302913
VcalPar
  • 13.037
  • 0.199
IrefTrim15
KSenseInA20916.323
KSenseInD21636.553
KSenseShuntA25896.399904761904
KSenseShuntD26788.113238095237
KShuntA1000.102
KShuntD972.39