20UPGFC0082566 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 65e61779ff02867cbecc901a

This Revision: 65e61779ff02867cbecc901b

Latest Revision: 66a0233d6cdf72011b6697bb

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA12
SldoTrimD7
CdrClkSel0

Parameter

ADCcalPar
  • 15.176
  • 0.182
  • 10000.0
Name0x14286
ChipId13
InjCap7.822
NfDSLDO1.2853779253207926
NfASLDO1.2844741540537843
NfACB1.2827096482467684
VcalPar
  • 2.813
  • 0.195
IrefTrim7
KSenseInA21277.003
KSenseInD21959.037
KSenseShuntA26342.956095238096
KSenseShuntD27187.379142857142
KShuntA1056.338
KShuntD1037.388

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA12
SldoTrimD7
CdrClkSel0
Parameter
ADCcalPar
  • 15.176
  • 0.182
  • 10000.0
Name0x14286
ChipId13
InjCap7.822
NfDSLDO1.2853779253207926
NfASLDO1.2844741540537843
NfACB1.2827096482467684
VcalPar
  • 2.813
  • 0.195
IrefTrim7
KSenseInA21277.003
KSenseInD21959.037
KSenseShuntA26342.956095238096
KSenseShuntD27187.379142857142
KShuntA1056.338
KShuntD1037.388