20UPGFC0084923 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 6573969c35689ddfe79d02da

This Revision: 6573969c35689ddfe79d02db

Latest Revision: 6573969c35689ddfe79d02db

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA10
SldoTrimD5

Parameter

ADCcalPar
  • 9.453
  • 0.18
  • 10000.0
Name0x14bbb
ChipId15
InjCap7.809
NfDSLDO1.2865812960929401
NfASLDO1.2851934599918198
NfACB1.295409078303157
VcalPar
  • 3.116
  • 0.193
IrefTrim7
KSenseInA21087.503
KSenseInD21387.785
KSenseShuntA26108.337047619047
KSenseShuntD26480.114761904762
KShuntA1065.937
KShuntD1040.952

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA10
SldoTrimD5
Parameter
ADCcalPar
  • 9.453
  • 0.18
  • 10000.0
Name0x14bbb
ChipId15
InjCap7.809
NfDSLDO1.2865812960929401
NfASLDO1.2851934599918198
NfACB1.295409078303157
VcalPar
  • 3.116
  • 0.193
IrefTrim7
KSenseInA21087.503
KSenseInD21387.785
KSenseShuntA26108.337047619047
KSenseShuntD26480.114761904762
KShuntA1065.937
KShuntD1040.952