20UPGFC0084900 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 6573969c35689ddfe79d02d8

This Revision: 6573969c35689ddfe79d02d9

Latest Revision: 6573969c35689ddfe79d02d9

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA9
SldoTrimD7

Parameter

ADCcalPar
  • 7.467
  • 0.186
  • 10000.0
Name0x14ba4
ChipId14
InjCap7.891
NfDSLDO1.2874531246568417
NfASLDO1.2862939274058112
NfACB1.2846910867624108
VcalPar
  • 4.146
  • 0.198
IrefTrim7
KSenseInA21523.868
KSenseInD21615.946
KSenseShuntA26648.598476190477
KSenseShuntD26762.59980952381
KShuntA1087.728
KShuntD1080.845

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA9
SldoTrimD7
Parameter
ADCcalPar
  • 7.467
  • 0.186
  • 10000.0
Name0x14ba4
ChipId14
InjCap7.891
NfDSLDO1.2874531246568417
NfASLDO1.2862939274058112
NfACB1.2846910867624108
VcalPar
  • 4.146
  • 0.198
IrefTrim7
KSenseInA21523.868
KSenseInD21615.946
KSenseShuntA26648.598476190477
KSenseShuntD26762.59980952381
KShuntA1087.728
KShuntD1080.845