20UPGFC0084902 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 6573969c35689ddfe79d02d6

This Revision: 6573969c35689ddfe79d02d7

Latest Revision: 6573969c35689ddfe79d02d7

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA11
SldoTrimD9

Parameter

ADCcalPar
  • 13.844
  • 0.193
  • 10000.0
Name0x14ba6
ChipId13
InjCap7.609
NfDSLDO1.285562530508444
NfASLDO1.2843755317762744
NfACB1.2819300283642139
VcalPar
  • 3.282
  • 0.208
IrefTrim7
KSenseInA21295.125
KSenseInD21759.103
KSenseShuntA26365.39285714286
KSenseShuntD26939.84180952381
KShuntA1071.657
KShuntD1069.236

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA11
SldoTrimD9
Parameter
ADCcalPar
  • 13.844
  • 0.193
  • 10000.0
Name0x14ba6
ChipId13
InjCap7.609
NfDSLDO1.285562530508444
NfASLDO1.2843755317762744
NfACB1.2819300283642139
VcalPar
  • 3.282
  • 0.208
IrefTrim7
KSenseInA21295.125
KSenseInD21759.103
KSenseShuntA26365.39285714286
KSenseShuntD26939.84180952381
KShuntA1071.657
KShuntD1069.236