20UPGFC0084898 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 6573969c35689ddfe79d02d4

This Revision: 6573969c35689ddfe79d02d5

Latest Revision: 6573969c35689ddfe79d02d5

Global Config

AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA10
SldoTrimD12

Parameter

ADCcalPar
  • 8.53
  • 0.183
  • 10000.0
Name0x14ba2
ChipId12
InjCap8.131
NfDSLDO1.2917436126062292
NfASLDO1.2911996663148646
NfACB1.2889093661406978
VcalPar
  • 4.226
  • 0.197
IrefTrim8
KSenseInA21462.922
KSenseInD21718.393
KSenseShuntA26573.141523809525
KSenseShuntD26889.43895238095
KShuntA1095.511
KShuntD1079.737

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CdrClkSel0
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV32
ServiceBlockEn1
ServiceBlockPeriod50
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux02
DataMergeOutMux13
DataMergeOutMux20
DataMergeOutMux31
SerEnLane4
SldoTrimA10
SldoTrimD12
Parameter
ADCcalPar
  • 8.53
  • 0.183
  • 10000.0
Name0x14ba2
ChipId12
InjCap8.131
NfDSLDO1.2917436126062292
NfASLDO1.2911996663148646
NfACB1.2889093661406978
VcalPar
  • 4.226
  • 0.197
IrefTrim8
KSenseInA21462.922
KSenseInD21718.393
KSenseShuntA26573.141523809525
KSenseShuntD26889.43895238095
KShuntA1095.511
KShuntD1079.737