20UPGFC0087242 Chip Configuration

Stage: MODULE/PARYLENE_MASKING

Branch: LP

Config: 655d219d502eb73330093b09

This Revision: 655d219d502eb73330093b0a

Latest Revision: 655d219d502eb73330093b0a

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA6
SldoTrimD6

Parameter

ADCcalPar
  • 10.408
  • 0.192
  • 10000.0
Name0x154ca
ChipId15
InjCap7.939000000000001
NfDSLDO1.289132963887313
NfASLDO1.2879841832034735
NfACB1.2860599755580426
VcalPar
  • 2.752
  • 0.206
IrefTrim15
KSenseInA20981.947
KSenseInD21628.246
KSenseShuntA25977.648666666668
KSenseShuntD26777.828380952382
KShuntA1062.6
KShuntD1015.279

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA6
SldoTrimD6
Parameter
ADCcalPar
  • 10.408
  • 0.192
  • 10000.0
Name0x154ca
ChipId15
InjCap7.939000000000001
NfDSLDO1.289132963887313
NfASLDO1.2879841832034735
NfACB1.2860599755580426
VcalPar
  • 2.752
  • 0.206
IrefTrim15
KSenseInA20981.947
KSenseInD21628.246
KSenseShuntA25977.648666666668
KSenseShuntD26777.828380952382
KShuntA1062.6
KShuntD1015.279