20UPGFC0090710 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 65395a903598ab59a30e3a62

This Revision: 65395a903598ab59a30e3a63

Latest Revision: 6539a9cd3598ab59a30e3d62

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA8
SldoTrimD5

Parameter

ADCcalPar
  • 13.779
  • 0.195
  • 10000.0
Name0x16256
ChipId13
InjCap7.687
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 3.466
  • 0.208
IrefTrim15
KSenseInA20764.518
KSenseInD21204.975
KSenseShuntA25708.450857142856
KSenseShuntD26253.77857142857
KShuntA1037.081
KShuntD1017.363

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux00
DataMergeOutMux11
DataMergeOutMux22
DataMergeOutMux33
SerEnLane1
SldoTrimA8
SldoTrimD5
Parameter
ADCcalPar
  • 13.779
  • 0.195
  • 10000.0
Name0x16256
ChipId13
InjCap7.687
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 3.466
  • 0.208
IrefTrim15
KSenseInA20764.518
KSenseInD21204.975
KSenseShuntA25708.450857142856
KSenseShuntD26253.77857142857
KShuntA1037.081
KShuntD1017.363