20UPGFC0078040 Chip Configuration

Stage: MODULE/INITIAL_WARM

Branch: LP

Config: 652ed687902554c217092f7f

This Revision: 652ed687902554c217092f80

Latest Revision: 658228e3df900555e744fa3b

Global Config

AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA5
SldoTrimD7

Parameter

ADCcalPar
  • 14.732
  • 0.193
  • 10000.0
Name0x130d8
ChipId14
InjCap8.144
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 3.666
  • 0.206
IrefTrim14
KSenseInA20797.168
KSenseInD21353.58
KSenseShuntA25748.874666666667
KSenseShuntD26437.765714285713
KShuntA1050.974
KShuntD1031.558

PixelConfig

Diff from previous revision None

RD53B
GlobalConfig
AuroraActiveLanes1
CmlBias0800
CmlBias1400
CmlBias20
SerEnTap1
SerInvTap1
MonitorEnable1
MonitorI63
MonitorV1
ServiceBlockEn1
DiffPreComp0
DiffPreampL0
DiffPreampM0
DiffPreampR0
DiffPreampT0
DiffPreampTL0
DiffPreampTR0
DiffVff0
EnCoreCol00
EnCoreCol10
EnCoreCol20
EnCoreCol30
DataMergeOutMux01
DataMergeOutMux12
DataMergeOutMux23
DataMergeOutMux30
SerEnLane8
SldoTrimA5
SldoTrimD7
Parameter
ADCcalPar
  • 14.732
  • 0.193
  • 10000.0
Name0x130d8
ChipId14
InjCap8.144
NfDSLDO-0.015637672243005996
NfASLDO-0.015637672243005996
NfACB-0.015637672243005996
VcalPar
  • 3.666
  • 0.206
IrefTrim14
KSenseInA20797.168
KSenseInD21353.58
KSenseShuntA25748.874666666667
KSenseShuntD26437.765714285713
KShuntA1050.974
KShuntD1031.558